

## 4-Mbit (512K x 8) Static RAM

### Features

- Pin- and function-compatible with CY7C1049B
- High speed
  - $t_{AA} = 10 \text{ ns}$
- Low active power
  - $I_{CC} = 90 \text{ mA @ } 10 \text{ ns}$
- Low CMOS Standby power
  - $I_{SB2} = 10 \text{ mA}$
- 2.0V Data Retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Available in lead-free 36-Lead (400-Mil) Molded SOJ package


### Functional Description<sup>[1]</sup>

The CY7C1049D is a high-performance CMOS static RAM organized as 512K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable ( $\overline{OE}$ ), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

The CY7C1049D is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.



### Selection Guide

	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current	10	mA

#### Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at [www.cypress.com](http://www.cypress.com).

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative GND<sup>[2]</sup> .... -0.5V to +6.0V

DC Voltage Applied to Outputs

in High Z State<sup>[2]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

DC Input Voltage<sup>[2]</sup> ..... -0.5V to  $V_{CC} + 0.5V$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

## Operating Range

Range	Ambient Temperature	$V_{CC}$
Industrial	-40°C to +85°C	4.5V–5.5V

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
			Min.	Max.	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4	V
$V_{IH}^{[2]}$	Input HIGH Voltage		2.0	$V_{CC} + 0.5$	V
$V_{IL}^{[2]}$	Input LOW Voltage <sup>[2]</sup>		-0.5	0.8	V
$I_{IX}$	Input Leakage Current	$GND < V_I < V_{CC}$	-1	+1	μA
$I_{OZ}$	Output Leakage Current	$GND < V_{OUT} < V_{CC}$ , Output Disabled	-1	+1	μA
$I_{CC}$	VCC Operating Supply Current	$V_{CC} = \text{Max.},$ $f = f_{MAX} = 1/t_{RC}$	100 MHz	90	mA
			83 MHz	80	mA
			66 MHz	70	mA
			40 MHz	60	mA
$I_{SB1}$	Automatic CE Power-Down Current —TTL Inputs	Max. $V_{CC}$ , $CE > V_{IH}$ , $V_{IN} > V_{IH}$ or $V_{IN} < V_{IL}$ , $f = f_{MAX}$		20	mA
$I_{SB2}$	Automatic CE Power-Down Current —CMOS Inputs	Max. $V_{CC}$ , $CE > V_{CC} - 0.3V$ , $V_{IN} > V_{CC} - 0.3V$ , or $V_{IN} < 0.3V$ , $f = 0$		10	mA

## Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ\text{C}$ , $f = 1 \text{ MHz}$ , $V_{CC} = 5.0V$	8	pF
$C_{OUT}$	I/O Capacitance		8	pF


## Thermal Resistance<sup>[3]</sup>

Parameter	Description	Test Conditions	SOJ Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[3]</sup>	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.91	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case) <sup>[3]</sup>		36.73	°C/W

### Notes:

- Minimum voltage is -2.0V and  $V_{IH}(\text{max}) = V_{CC} + 2V$  for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms<sup>[4]</sup>



## Switching Characteristics<sup>[5]</sup> Over the Operating Range

Parameter	Description	-10		Unit
		Min.	Max.	
Read Cycle				
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[6]</sup>	100		μs
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[8]</sup>	0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 8]</sup>		5	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[8]</sup>	3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 8]</sup>		5	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		10	ns
Write Cycle <sup>[9, 10]</sup>				
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	CE LOW to Write End	7		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns

### Notes:

- AC characteristics (except High-Z) for 10-ns parts are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{\text{OL}}/I_{\text{OH}}$  and 30-pF load capacitance.
- $t_{\text{POWER}}$  gives the minimum amount of time that the power supply should be at typical  $V_{\text{CC}}$  values until the first memory access can be performed.
- $t_{\text{HZOE}}$ ,  $t_{\text{HZCE}}$ , and  $t_{\text{HZWE}}$  are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
- At any given temperature and voltage condition,  $t_{\text{HZCE}}$  is less than  $t_{\text{LZCE}}$ ,  $t_{\text{HZOE}}$  is less than  $t_{\text{LZOE}}$ , and  $t_{\text{HZWE}}$  is less than  $t_{\text{LZWE}}$  for any given device.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .


### Switching Characteristics<sup>[5]</sup> Over the Operating Range (continued)

Parameter	Description	-10		Unit
		Min.	Max.	
$t_{SA}$	Address Set-Up to Write Start	0		ns
$t_{PWE}$	WE Pulse Width	7		ns
$t_{SD}$	Data Set-Up to Write End	6		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{LZWE}$	WE HIGH to Low Z <sup>[8]</sup>	3		ns
$t_{HZWE}$	WE LOW to High Z <sup>[7, 8]</sup>		5	ns

### Data Retention Characteristics Over the Operating Range


Parameter	Description	Conditions <sup>[12]</sup>	Min.	Max	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0		V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$ , $CE \geq V_{CC} - 0.3V$		10	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time	$V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$	0		ns
$t_R^{[11]}$	Operation Recovery Time		$t_{RC}$		ns

### Data Retention Waveform





### Switching Waveforms

#### Read Cycle No. 1<sup>[13, 14]</sup>



#### Notes:


11. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \geq 50 \mu s$  or stable at  $V_{CC(min.)} \geq 50 \mu s$
12. No input may exceed  $V_{CC} + 0.5V_{DD}$ .
13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
14. WE is HIGH for read cycle.

**Switching Waveforms(continued)**
**Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[14, 15]</sup>**

**Write Cycle No. 1 ( $\overline{CE}$  Controlled)<sup>[16, 17]</sup>**

**Notes:**


15. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
16. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
17. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

## Switching Waveforms(continued)

**Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write)<sup>[16, 17]</sup>**



**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[17]</sup>**



## Truth Table

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
H	X	X	High-Z	Power-down	Standby ( $I_{\text{SB}}$ )
L	L	H	Data Out	Read	Active ( $I_{\text{CC}}$ )
L	X	L	Data In	Write	Active ( $I_{\text{CC}}$ )
L	H	H	High-Z	Selected, Outputs Disabled	Active ( $I_{\text{CC}}$ )

**Notes:**

18. During this period the I/Os are in the output state and input signals should not be applied.


## Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1049D-10VXI	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial

Please contact your local Cypress sales representative for availability of these parts.

## Package Diagram

### 36-Lead (400-Mil) Molded SOJ (51-85090)



All product and company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

Document Title: CY7C1049D 4-Mbit (512K x 8) Static RAM Document Number: 38-05474				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Datasheet for C9 IPP
*A	233729	See ECN	RKF	1.AC, DC parameters are modified as per EROS(Spec # 01-2165) 2.Pb-free offering in the 'ordering information'
*B	351096	See ECN	PCI	Changed from Advance to Preliminary Removed 17, 20 ns Speed bin Added footnote # 4 Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 67 and 54 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80, 67 and 54 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Added V <sub>IH(max)</sub> spec in Note# 2 Modified Note# 10 on t <sub>R</sub> Changed t <sub>SC</sub> from 8 to 7 ns for 10 ns speed bin Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Truth Table on page# 6 Removed L-Version Added 10 ns parts in the Ordering Information Table Added Lead-Free Product Information Shaded Ordering Information Table
*C	446328	See ECN	NXR	Converted from Preliminary to Final Removed -12 and -15 speed bins Removed Commercial Operating Range product information Changed Maximum Rating for supply voltage from 7V to 6V Updated Thermal Resistance table Changed t <sub>HZWE</sub> from 6 ns to 5 ns Updated footnote #7 on High-Z parameter measurement Replaced Package Name column with Package Diagram in the Ordering Information table